

## CLAIMS

What is claimed is:

1. A method for providing a sinker on a semiconductor device comprising the steps of:
  - (a) providing a substrate region;
  - (b) providing a buried layer and an epitaxial (EPI) layer over the substrate region;
  - (c) etching a plurality of device structures in the EPI layer;
  - (d) providing a slot in the semiconductor substrate that is in contact with the buried layer and the substrate region;
  - (e) oxidizing the slot except at the bottom of the slot; and
  - (f) providing metal within the slot.
2. The method of claim 1 wherein the at least one metal providing step (f) comprises the step of:
  - (f1) filling the slot utilizing a metal that is provided on the surface of the EPI layer that is of a thickness that is one-half the depth or width of the at least one slot.
3. The method of claim 1 wherein the at least one metal comprises a plurality of metals.
4. The method of claim 3 wherein the plurality of metals comprises two metals, a

first metal covers one half the slot depth and a second metal fills the slot.

5. The method of claim 4 wherein the plurality of metals comprises three deposited metals, wherein the first and second metal depositions fill the slot followed by a deposited dielectric, wherein the dielectric has contacts opened above the slots and the third deposited metal provides an interconnect layer wherein the third metal forms the contacts to a circuit and the second deposited metal.

6. The method of claim 1 wherein the metal is provided utilizing chemical vapor deposition.

7. The method of claim 1 wherein the metal is provided utilizing sputter deposition.

8. The method of claim 1 wherein the sinker can be coupled to a collector or a drain of a device to ensure lowest resistance.

9. A semiconductor device comprising:  
a semiconductor substrate, the semiconductor substrate including a plurality of device structures thereon, and a buried layer in the semiconductor substrate; and  
an interconnect on the semiconductor substrate, the interconnect comprising at least one slot provided in the semiconductor substrate and at least one metal within the slot, wherein the at least one slot is oxidized everywhere except at the bottom of the slot, and the

7 interconnect forms a sinker to the buried layer.

1 10. The semiconductor device of claim 9 wherein the metal comprises a plurality of  
2 metals.

1 11. The semiconductor device of claim 10 wherein the plurality of metals comprises  
2 two metals, a first metal covers one-half of the slot and a second metal fills the slot.

1 12. The semiconductor device of claim 11 wherein the plurality of metals comprises  
2 three metals, wherein the first and second metals fill the slot and the third metal provides an  
interconnect layer.

1 13. A high voltage interconnect on a semiconductor substrate, the substrate  
including a buried layer comprising:  
2 a slot provided in the semiconductor substrate; and  
3 at least one metal within the slot, wherein the at least one slot is oxidized  
4 everywhere except at the bottom of the slot, and the interconnect forms a sinker to the buried  
5 layer.  
6

1 14. The interconnect of claim 13 wherein the metal comprises a plurality of metals.

1 15. The interconnect of claim 14 wherein the plurality of metals comprises two  
2 metals, a first metal covers one-half of the slot and a second metal fills the slot.

1 16. The interconnect of claim 14 wherein the plurality of metals comprises three  
2 metals, wherein the first and second metals fill the slot and the third metal provides an  
3 interconnect layer.

1 17. The interconnect of claim 12 wherein the sinker can be coupled to a collector on  
2 a drain of a device to ensure lowest resistance.

1 18. The interconnect of claim 16 wherein the slot with oxide completely around the  
2 three deposited layers is coupled to an emitter of a bipolar device which provides a high current  
3 carrying connection to the emitter.

1 19. The interconnect of claim 16 wherein the slot with oxide completely around the  
2 three deposited layers is coupled to a source MOS transistor which provides a high current  
3 carrying connection to the source.

1 20. The interconnect of claim 16 wherein there are a plurality of slots filled with  
2 three depositions of metal.

1 21. The interconnect of claim 20 wherein the plurality of slots are coupled to the  
2 emitters, collectors, drains, sources of Bipolar transistors and MOS transistors on the same  
3 device, thus forming high current carrying conductors on a same device while limiting the area  
4 consumed on the surface to a maximum width of a slot.

M

1 22. The interconnect of claim 21 wherein the high current carrying conductors are  
2 on the same level of metal resulting in thick metal obtained vertically in the substrate, while  
3 limiting the space on the surface of the device and not requiring additional planarization.

---

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54  
55  
56  
57  
58  
59  
60  
61  
62  
63  
64  
65  
66  
67  
68  
69  
70  
71  
72  
73  
74  
75  
76  
77  
78  
79  
80  
81  
82  
83  
84  
85  
86  
87  
88  
89  
90  
91  
92  
93  
94  
95  
96  
97  
98  
99  
100